

Notice of References Cited

Application/Control No.

09/657,255

Applicant(s)/Patent Under
Reexamination
SITA ET AL.

Examiner

James K. Trujillo

Art Unit

2185

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,137,327	10-2000	Schnell, Josef	327/158
	B	US-6,446,180	09-2002	Li et al.	713/401
	C	US-6,150,863	11-2000	Conn et al.	327/270
	D	US-5,870,445	02-1999	Farwell, William D.	375/371
	E	US-6,487,648	11-2002	Hassoun, Joseph H.	713/400
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 11025030 A	01-1999	Japan	NAKASE, AKIHISA	G06F 13/16
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)

*		Spagna, F.; "Phase locked loop using delay compensation techniques", Computers and Communications, 2000. Proceedings. ISCC 2000. Fifth IEEE Symposium on , 3-6 July 2000, Page(s): 417 -423.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
 Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.